

# United States Patent and Trademark Office

aln

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,406	10/29/2003	Russell W. Guenthner	52003218	7204 .
75	7590 12/08/2006		EXAMINER	
Bull HN Information Systems Inc.			SIEK, VUTHE	
13430 North Black Canyon Highway Phoenix, AZ 85029-1310		ART UNIT	PAPER NUMBER	
Thomas, AZ	33027-1310		2825	
			DATE MAILED: 12/08/2006	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/697,406	GUENTHNER ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Vuthe Siek	2825			
Period fo	The MAILING DATE of this communication or Reply	appears on the cover sheet wit	h the correspondence address			
A SH WHIC - Exter after - If NC - Failu Any r	ORTENED STATUTORY PERIOD FOR RICHEVER IS LONGER, FROM THE MAILIN asions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply is specified above, the maximum statutory pre to reply within the set or extended period for reply will, by seply received by the Office later than three months after the red patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUNIC FR 1.136(a). In no event, however, may a re n. eriod will apply and will expire SIX (6) MONT statute, cause the application to become ABA	ATION. ply be timely filed  HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).			
Status		•				
1) 又	Responsive to communication(s) filed on g	02 October 2006.				
,	•	This action is non-final.				
3)						
	closed in accordance with the practice und	der <i>Ex parte Quayl</i> e, 1935 C.D.	11, 453 O.G. 213.			
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>1-6</u> is/are pending in the application 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) <u>1-6</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	ndrawn from consideration.	· .			
Applicati	on Papers					
10)	The specification is objected to by the Exarthe drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the country the oath or declaration is objected to by the	accepted or b) objected to be the drawing(s) be held in abeyand orrection is required if the drawing(s)	ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119					
12) <u> </u>	Acknowledgment is made of a claim for for All b) Some * c) None of:  1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Butter the attached detailed Office action for a	nents have been received. nents have been received in Ap priority documents have been i ureau (PCT Rule 17.2(a)).	plication No eceived in this National Stage			
Attachmen	t(s)					
1) 🛛 Notic	e of References Cited (PTO-892)		immary (PTO-413)			
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948 nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date		/Mail Date formal Patent Application 			

Application/Control Number: 10/697,406

Art Unit: 2825

## **DETAILED ACTION**

1. This office action is in response to application 10/697,406 and response filed on 10/2/2006. Claims 1-6 remain pending in the application.

## Response to Amendment

2. The affidavit filed on 10/2/2006 under 37 CFR 1.131 has been considered but is ineffective to overcome the Beraudo et al. reference dated June 2003. The attached April 2002 Disclosure Document has not been supplied for review. Applicants are reminded that original exhibits of drawings or records, or photocopies thereof, must accompany and form part of the affidavit or declaration to show facts as to establish reduction to practice prior to the effective date of the reference, or conception of the invention prior to the effective date of the reference coupled with due diligence from prior to said date to a subsequent reduction to practice or the filing of the application.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Togawa et al., "A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems," IEEE, Nov. 1996, pages 294-297.

Page 3

Application/Control Number: 10/697,406

Art Unit: 2825

As to claim 1, Togawa et al. teach substantially the same claimed invention of a 5. method for optimizing timing performance of an overall logic circuit implemented in a Field Programmable Gate Array (FPGA) with at least one programmable interconnect routed from a source to a specific load affected negligibly by fanout to other loads connected to the same source (pages 294-297) comprising the steps of a) synthesizing the overall logic for a first implementation in the FPGA, the synthesis including construction and a first placement of one or more logic functions on the FPGA (at least see Fig. 2a; b) analyzing the timing paths of the first implementation with the first placement (at least see Fig. 2a); c) determining one or more critical timing paths from analysis of the first implementation (at least see Fig. 2a); d) selecting as an object for improvement a specific critical timing path from the critical timing paths (object b); e) implementing in a new way the critical logic in the selected specific critical timing path with the implementation of the critical logic performed with relative disregard as the fanout of signals to other loads in the overall logic circuit and with the placement of logic functions in the selected specific critical path designed primarily to minimize the interconnected routing distance of the signals contributing to that selected specific critical path, such implementation being operatively substituted for the first placement and being a selection of new logic elements to implement the selected specific critical path, with said selection of new logic elements being a duplication (replication) of logic elements utilizing in the first placement but forming a second placement of the logic functions on the FPGA, those new logic elements of the second placement placed in a

more optimal placement than the first placement for minimizing the interconnected

Application/Control Number: 10/697,406

Art Unit: 2825

routing distance of the selected specific critical path (at least see Fig. 2b) (see detailed pages 294-297). Fig. 2a-b show the claim invention, where i3 is a common input source to different output loads. Critical path delays are detected. Fig. 2b shows the result, where a circuit element b is selected for duplication in order to minimize critical path delay to meet delay constraint. The process is repeated for all critical path delays within the IC design. Therefore, the claimed limitations are anticipated by the article to Togawa et al..

- 6. As to claim 2, Togawa et al. teach the implementation of the critical logic in said new way in step e) is limited only to changes in the placement of the logic elements in the selected specific critical path (at least see Fig. 2a-b, pages 294-297)).
- 7. As to claim 3, Togawa et al. teach f) modifying the second placement of logic functions in the overall logic circuit to accommodate the changes in placement of the selected specific critical path while maintaining approximately the new placement of the critical logic; g) repeating steps b) through e) of claim 1, where the last implementation and placement of the overall logic circuit from step e) becomes the basis for starting again with the last implementation becoming the basis implementation (at least see Fig. 2a-b, pages 294-297). Note that in order to achieve an optimized overall timing performance of a logic circuit, repeating process must be done for all critical paths in the logic circuit.
- 8. As to claim 4, Togawa et al. teach the implementation of the critical logic in said new way in step e) is limited only to changes in the placement of the logic elements in the selected specific critical path (Fig. 2a-b; pages 294-297).

Application/Control Number: 10/697,406 Page 5

Art Unit: 2825

9. As to claim 5, remarks set forth in rejection of claim 1 equally applied because of substantially same claimed limitations.

10. As to claim 6, Togawa et al. teach repeating steps c) through f) where the placement resultant from step f) becomes the timing path used in step c). Note that in order to achieve an optimized overall timing performance of a logic circuit, repeating process must be done for all critical paths in the logic circuit.

#### Remarks

11. Note that the rejection in previous office action based on Beraudo et al. is entirely incorporated because the affidavit is ineffective as described above. However, since the claims presented are not allowable. Examiner has presented additional rejection based on the article to Togawa under 35 U.S.C. 102(b). Therefore, the rejection is not final.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on (571) 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/697,406

Art Unit: 2825

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**Vuthe Siek** 

VUTHE SIEK PRIMARY EXAMINER